Latest version: v1.84
The information on this page was curated by experts in our Cybersecurity Intelligence Team.
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools.
No known vulnerabilities found